

Propagation delay in 11el Adder.

Parallel adder carry out of Previous stage is connected to carry in of Next stage. Hence carry is said to be propagated like ripple from LSB \rightarrow MSB stage. This is called ripple carry propagation.

\rightarrow Ripple carry propagation results in time delay in addition Process. This time delay is called propagation delay.


Addition of 4 bit numbers -

$$\begin{array}{r} 0110 \\ 0011 \\ \hline 1001 \end{array}$$

It is evident that addition of 1's in second Position produces a carry which is added to bits in Third Position.

Signals at P_i & G_i settle to their steady state values after they propagate through their respective gates.

Full adder with P & G.



IP & OP variables uses subscript i to denote

typical stage of adder. $P_i \Rightarrow$ Propagate $G_i \Rightarrow$ Generate.

These 2 signals are common to all full adders & depend on the IP & OP bits.

signal from input carry C_i propagates through an AND & OR gate constitute two gate levels.

In any combinatorial ckt, OP will not be correct unless the signals are given enough time to propagate through gates from IP \rightarrow OP.

Plm

since all other arithmetic operations implemented by successive additions, time consumed during addition process is crucial.

Soln

TO overcome soln Plm, for reducing carry propagation delay time is to employ faster gates with reduced delays.

However physical ckt have a limit to their capacity capabilities.

Other soln \Rightarrow Increase complexity of equipment in such a way that carry delay time is reduced.

Some techniques are for reducing carry propagation time in a parallel adder.

widely used technique is carry lookahead logic.

Consider full adder

defined by two binary variables,

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

o/p sum & carry $\Rightarrow S_i = P_i \oplus C_i$

$$C_{i+1} = G_i + P_i C_i$$

$G_i \Rightarrow$ carry generate
+
Produces carry of 1
when both A_i & B_i
are 1

$P_i \Rightarrow$ called as carry propagate

becz it determines whether a carry into stage i will propagate into stage $i+1$

Boolean fn for carry o/p of each stage:

$$C_0 = \text{I/P carry}$$

$$C_{i+1} = G_i + P_i C_i$$

$$C_{0+1} = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1$$

~~$$G_1 + P_1 [P_0 C_0 + G_0]$$~~

$$C_2 = G_1 + P_1 (G_0 + P_0 C_0)$$

$$G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2$$


$$G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_0]$$

$$G_2 + P_2 G_1 + P_1 P_2 G_0 + P_0 P_1 P_2 C_0$$

Boolean fn for each o/p carry is expressed in sop form


Each fn can be implemented with one level of AND gates followed by OR gate

3 Boolean fn C_0 C_1 C_2 C_3 Implemented in carry look ahead generator



4 bit 11el Adder
with look ahead carry

13/2
9/5/2



50
50
50